The authors report a new p-n-p surface accumulation layer transistor (SALTran) on SOI, which uses the concept of surface accumulation of holes near the emitter contact to significantly improve the current gain. Using two-dimensional simulation, the performance of the proposed device has been evaluated in detail by comparing its characteristics with those of the previously published conventional p-n-p lateral bipolar transistor (LBT) structure. From the simulation results it is observed that, depending on the choice of the emitter doping and the emitter length, the proposed SALTran exhibits a current gain enhancement of around twenty times that of the compatible lateral bipolar transistor, without deteriorating the cutoff frequency. Reasons for the improved performance of the SALTran are discussed, based on these detailed simulation results.
Introduction
Complementary bipolar technologies using n-p-n and p-n-p transistors play an important role in many analogue applications such as feedback amplifiers, current mirrors and push-pull circuits [1] . The presence of p-n-p BJTs in the output stage is crucial for improved driver performance. Also, active loads in analogue applications cannot be implemented without p-n-p transistors. However, realising compatible p-n-p and n-p-n transistors is difficult, because p-n-p transistors exhibit low current gains due to poor hole mobility. Even the use of SiGe base [2] and polysilicon emitter [3] could not be of much help in realising large gain p-n-p transistors. While both the techniques are widely used, they require complex process steps. Another technique which has been reported to increase the current gain of a bipolar transistor is the application of low-high emitter junctions [4] [5] [6] [7] . Nonetheless, in this case, the cutoff frequency deteriorates due to the increase of minority carrier transit time caused by the presence of the high-low junction [7] . While high gain lateral p-n-p transistors can be realised in submicron CMOS technology using complex processes, it would be of great practical importance, if the current gain of a p-n-p BJT can be enhanced using a simple emitter contact concept while obviating the above difficulties.
The aim of this work is, therefore, to present for the first time a new high current gain p-n-p bipolar transistor using a surface accumulation layer transistor (or SALTran) concept. The process steps in the SALTran are similar to that of a conventional bipolar transistor, except that in the SALTran a lightly doped emitter with a metal contact whose workfunction is higher than that of the silicon is employed. This results in an accumulation of holes at the emitter contact forming a reflecting boundary for the electrons injected into the emitter from the base region, leading to a significant reduction in the base current. We demonstrate, using two-dimensional simulation, that the proposed SALTran is superior in performance compared to an equivalent lateral p-n-p BJT on SOI, in terms of high current gain. We further demonstrate that, unlike in the case of low-high emitter bipolar transistors, the cutoff frequency of the SALTran does not degrade by the presence of the reflecting boundary in the emitter, if optimised emitter doping and length are used.
The surface-accumulation-layer-transistor (SALTran) concept
The SALTran is based on a concept that, when a metal of high work function is brought in contact with a lightly doped p-type semiconductor such that the metal's workfunction is higher than that of the semiconductor, an accumulation of holes takes place in the semiconductor near the metal-semiconductor interface [8] . This results in an electric field due to the hole concentration gradient from the metal-semiconductor interface towards the emitter-base junction. The direction of this field is such that it causes the reflection of electrons injected from the base into the emitter resulting in a reduced electron concentration gradient in the emitter region. Thus the application of such a reflecting boundary contact to the emitter region should result in a reduced base current, leading to a significant improvement in the current gain.
In the following Sections, we shall demonstrate using accurate two-dimensional simulations that the surface accumulation layer emitter contact does indeed enhance the p-n-p bipolar transistor performance significantly.
Design methodology of SALTran
To demonstrate the concept of the SALTran on SOI and to calibrate our device simulations, we have first chosen the typical experimental process steps for an SOI p-n-p lateral bipolar transistor (LBT) reported in the literature [9] . We have implemented the fabrication steps of [9] in the process simulator ATHENA [10] . The top layout and the schematic cross-section of the SALTran or the LBT are shown in Fig. 1 . The final doping profiles of the SALTran and the LBT obtained using ATHENA are shown in Fig. 2 . The simulation parameters are given in Table 1 . We have imported the structure and doping profiles into the device simulator ATLAS [11] and calibrated the default model parameters such that the simulated current gain of the lateral SOI BJT matches with the reported values in [9] . We have adjusted the emitter implantation parameters in ATHENA to obtain different emitter doping values, between 1 Â 10 14 cm À3 and 1 Â 10 18 cm À3 for the SALTran, and have evaluated the electrical characteristics of both the structures as discussed in the following Section.
Simulation results and discussion

Device characteristics
In our simulations using device simulator ATLAS, we have used suitable models for the bandgap narrowing, SRH and Auger recombination and the concentration and field dependent mobility. The simulated output characteristics of the SALTran are shown in Fig. 3 for an emitter doping of 1 Â 10 14 cm À3 and emitter length of 0.3 mm. The simulated energy band diagram for the SALTran and the LBT without and with bias are shown in Fig. 4 , which clearly shows the band bending at the metal-semiconductor junction indicating the formation of hole accumulation. The Gummel plot of the SALTran shown in Fig. 5a indicates that the base current in the SALTran is quite smaller than that of the LBT, resulting in an enhanced current gain as shown in Fig. 5b . We further notice that, with the reduction in emitter doping from 10 18 cm À3 to 10 14 cm
À3
, the base current decreases significantly, resulting in a drastic improvement in the current gain. As we changed the emitter length from 3.8 mm to 0.3 mm, the peak current gain of the LBT decreased from 14 to 2, while that of the SALTran increased from 120 to 235. The reduction in the current gain of the LBT for smaller emitter lengths is due to the reduction in the emitter Gummel number. The significantly high current gain in case of the SALTran can be understood from the hole profile and the electric field profile shown in Fig. 6 . As pointed out in Section 2, as we have chosen the workfunction (5.4 eV) of the emitter titanium metal contact to be greater than that of the silicon emitter region, there is an accumulation of holes under the metal contact, as shown by the simulated hole profile in The simulated cutoff frequency f T of the SALTran and the LBT are compared in Fig. 7 . The cutoff frequency of the SALTran is almost the same as that of the LBT. This is unlike the behaviour shown by the high-low junction emitter bipolar transistors, in which, although a gain enhancement is observed due to the presence of the highlow junction, the cutoff frequency deteriorates due to an increase in the emitter transit time because of charge storage effects [7] .
Emitter region optimisation
An important aspect of the SALTran structure is that, as the emitter length decreases, both the current gain and cutoff frequency begin to increase. A reduction in the emitter length causes the rate of reflection of the electrons from the emitter to be significant. Figure 8 shows the peak current gain variation for different emitter lengths and emitter dopings for both SALTran and LBT structures. We notice that, when the doping is far smaller than the peak base doping, the current gain enhancement is maximum. For example, when the emitter doping is 1 Â 10 14 cm
À3
, the current gain enhancement is largest for shallow emitter depths, which makes it very attractive for scaled-down VLSI BJTs. We also notice that, for deeper emitter depths, the current gain enhancement is still impressive when the emitter is lightly doped. This is an indication that the SALTran concept can be conveniently applied to even highvoltage p-n-p power bipolar transistors in which lowcurrent gain is often a problem. In the case of deeper emitter junctions, the current gain of the SALTran is smaller than that of a shallower emitter due to the increased emitter region recombination for deeper emitters.
The peak cutoff frequency variation with emitter length and emitter doping is shown in Fig. 9 . It is seen that, with proper optimisation of emitter length and emitter doping, we can realise a high-current gain and a high cutoff frequency.
Conclusions
For the first time, the concept of surface hole accumulation to increase the current gain and also the cutoff frequency of p-n-p bipolar transistors is successfully shown by using 2-dimensional simulation. We have demonstrated that the presence of a reflecting boundary for the minority carriers at the emitter contact results in a significant improvement in the current gain of the bipolar transistors. Unlike in the case of the high-low emitter bipolar transistors, the cutoff frequency of the SALTran does not deteriorate in the presence of surface hole accumulation if optimised emitter design is used. As the SALTran structure obviates the need to create a high-low junction in the emitter region and because its performance improves for both shallow and deep emitters, the proposed p-n-p SALTran concept should be useful to designers to enhance the bipolar transistor performance in analogue VLSI applications, where high performance p-n-p transistors are often required. 
Acknowledgment
Financial support from the Department of Science and Technology (DST), Government of India is greatly appreciated.
References
